

Docket No. 030712-21
Application No. 10/760,359
Page 7

REMARKS

Filed concurrently herewith is a Request for a Two Month Extension of Time which extends the shortened statutory period for response to August 15, 2007. Accordingly, Applicants respectfully submit that this response is being timely filed.

Further, filed concurrently herewith is a Request for Continued Examination so as to ensure the entry of the foregoing amendments. Accordingly, it is respectfully requested that the foregoing amendments be entered and fully considered by the Examiner.

The Official Action dated March 15, 2007 has been received and its contents carefully noted. In view thereof, claims 1, 2, 10, 12, 17 and 19 have been amended in order to better define that which Applicants regard as the invention. As previously, claims 1-20 are presently pending in the instant application.

With reference now to the Official Action and particularly page 2 thereof, claims 1-20 have been rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent No. 6,798,071 issued to Kawaishi. This rejection is respectfully traversed in that the patent to Kawaishi neither discloses nor suggests that which is presently set forth by Applicants' claimed invention.

As can be seen from the foregoing amendments, each of independent claims 1, 2 and 10 as well as several dependent claims have been amended in order to clarify the invention set forth by the Applicants. That is, each of independent claims 1, 2 and 10 have been amended to recite a semiconductor device wherein each of the devices includes a first semiconductor chip. In accordance with independent claim 1, the first semiconductor chip has a first circuit element area on which the second semiconductor chip is mounted and a second circuit element area which is positioned between the first electrode group and the


Docket No. 030712-21
Application No. 10/760,359
Page 8

second electrode group. Further, the second circuit element area includes circuit elements which are susceptible to the influence of noise caused outside the circuit elements.

With respect to independent claim 2, the first semiconductor chip is recited as having a first circuit element region and a second circuit element region which is apart from the first circuit element region, and further includes an intermediate region which is positioned between the first circuit element region and the second circuit element region wherein the second circuit element region includes circuit elements which are susceptible to influence of noise caused outside of the circuit elements. That is, in accordance with Applicants' claimed invention each of the several independent claims now recite that the second circuit element area or the second circuit element region includes circuit elements which are susceptible to the influence of caused by the noise outside of the circuit elements. As the Examiner can readily appreciate, in accordance with the present invention the circuit elements are connected to each other by way of electrodes, pads, wires, traces or the like and as defined in the art, the circuit elements cause generation/definition of a voltage and current. It is respectfully submitted that the patent to Kawaishi neither discloses nor remotely suggest these features.

Again, in reviewing the teachings of Kawaishi, as well as the Examiner's discussion set forth in paragraph 3 of the Office Action, while the relay electrodes disclosed by Kawaishi may be considered to be part of a circuit, the relay electrodes set forth in Kawaishi cannot be considered, when viewed by one of ordinary skill in the art, to be circuit elements in the sense of Applicants' claimed invention. It is respectfully submitted that electrodes, pads, wires, traces and the like do not cause the generation/definition of a voltage and current as is the case with Applicants' claimed invention, as evidenced by the following diagram.

Docket No. 030712-21
Application No. 10/760,359
Page 9




Thus, it is respectfully submitted that Kawaishi fails to disclose the circuit elements as defined in accordance with Applicants' claimed invention and particularly that set forth in independent claims 1, 2 and 10. Accordingly, it is respectfully submitted that Applicants' claimed invention as set forth in each of independent claims 1, 2 and 10 as well as those claims which depend therefrom clearly distinguish over the teachings of Kawaishi and are in proper condition for allowance.

Therefore, in view of the foregoing it is respectfully requested that the foregoing amendments be entered and fully considered by the Examiner, that the rejection be reconsidered and withdrawn by the Examiner, that claims 1-20 be allowed and that the application be passed to issue.

Docket No. 030712-21
Application No. 10/760,359
Page 10

Should the Examiner believe a conference would be of benefit in expediting the prosecution of the instant application, he is hereby invited to telephone counsel to arrange such a conference.

Respectfully submitted,


Donald R. Studebaker
Reg. No. 32,815

Nixon Peabody LLP
401 9th Street N.W.
Suite 900
Washington, D. C. 20004
(202) 585-8000